Developing fast, accurate and scalable techniques for quantum state readout is an active area in semiconductor-based quantum computing. Here, we present results on dispersive sensing of silicon corner state quantum dots coupled to lumped-element electrical resonators via the gate. The gate capacitance of the quantum device is configured in parallel with a superconducting spiral inductor resulting in resonators with loaded Q-factors in the 400-800 range. For a resonator operating at 330 MHz, we achieve a charge sensitivity of 7.7 µe/ √ Hz and, when operating at 616 MHz, we get 1.3 µe/ √ Hz. We perform a parametric study of the resonator to reveal its optimal operation points and perform a circuit analysis to determine the best resonator design. The results place gate-based sensing at par with the best reported radio-frequency single-electron transistor sensitivities while providing a fast and compact method for quantum state readout.
I. INTRODUCTION
The spins of isolated electrons in silicon are one of the most promising solid-state systems on which to implement quantum information processing. With the recent demonstrations of long coherence times [1, 2] , high fidelity spin readout [3] , and one-and two-qubit gates [4] [5] [6] [7] [8] , the basic requirements to build a quantum computer have been fulfilled [9] . Now, scaling the technology to a number of qubits sufficiently large to perform computationally relevant calculations is one of the major objectives and several proposals for large scale integration have been put forward [10] [11] [12] . In this respect, developing quantum state readout techniques that are fast and accurate while also being compact has become an active area of research.
Conventionally, readout in semiconductor gate-defined qubits is achieved using sensitive external electrometers. The most prominent example is the single-electron transistor (SET). Its radio-frequency version, the rf-SET [13] , sets the standard as the most sensitive electrometer with the best charge sensitivity reported to date (0.9 µe/ √ Hz [14] ). The enhanced performance is based on reflectometry techniques that use lumped-element LC circuits to match the high-resistance of the detector to the 50 Ω of the line [15] . However, mesoscopic electrometers, such as the rf-SET, need to be placed in close proximity to the qubits adding complexity to the circuit architecture. * ia307@cam.ac.uk † mg507@cam.ac.uk
Circuit quantum electrodynamics (QED) offers an alternative method for state readout of a quantum system. In this case, the qubit is embedded in a high Q-factor on-chip microwave resonator. This can be to the point of strong coupling, where the qubit and microwave photon dynamics become hybridized. In the dispersive limit, when the resonator and the quantum system are detuned, the state of the qubit can then be directly inferred from the oscillatory state of the resonator. This has been used to read superconducting [16] and more recently, semiconductor qubits [17] [18] [19] .
The same principle of dispersive readout has also been applied to rf-reflectometry matching circuits [20] [21] [22] [23] [24] . This compact readout technique, namely in-situ gate-based readout, uses existing gate electrodes coupled to off-chip lumped-element resonators for sensing [20, 21] . This method alleviates the burden of external electrometers and reduces the complexity of the qubit architecture. Typically, gate-based sensing has been performed using low Q-factor resonators inspired by the matching networks developed for rf-SETs [20] [21] [22] [23] [24] and have not been optimized for reactive changes in device characteristics, such as the quantum or tunnelling capacitance [25] [26] [27] [28] .
Here, we bridge the gap between circuit QED type measurements and lumped-element reflectometry techniques, by optimizing external matching circuits for capacitive changes. We show that significant improvements in sensitivity are possible by changing the circuit topology to enhance the Q-factor of the resonator. While in one sense this brings rf-reflectometry towards conventional circuit QED, the fact that we keep the microwave circuitry separate means that it can be fabricated separately from the nanodevice. This allows independent nanofabrication strategies for the resonator and the qubit. In particular, devices can be optimized to have a large coupling to the quantum system which is an important ingredient for sensitive dispersive readout. This is were complementary metal-oxide-semiconductor (CMOS) technology, that for decades has been optimising the gate coupling to the channel, can give an advantage over other qubit platforms.
In this paper, we report on in-situ dispersive readout of silicon-based CMOS few-electron quantum dots (QDs) [29, 30] using lumped-element classical resonators with loaded quality factors, Q L , in the 400-800 range. The enhancement in Q L is achieved by configuring the device gate capacitance in parallel with a superconducting spiral inductor and coupling via a coupling capacitor to a PCB coplanar waveguide. We find charge sensitivities of 7.7 µe/ √ Hz and 1.3 µe/ √ Hz for resonators operating at 330 MHz and 616 MHz, respectively. The latter represents an improvement of a factor of 30 over previous gate-based sensors [21] and sets gate-based reflectometry at par with the best ever reported rf-SETs. Finally, following a circuit analysis, we summarize the key requirements for sensitive capacitive gate-based readout: large Q L resonators, well matched to the line, with low parasitic capacitance and large gate coupling to the quantum system. Our results pave the way for time-resolved dispersive readout of electron spin dynamics.
II. DEVICE AND RESONATOR
The device investigated is a CMOS silicon nanowire field-effect transistors (NWFET) with channel length l = 30 nm, width w = 60 nm and height h = 11 nm similar to the one shown in Fig. 1(a) . The top-gate (tg) wraps around three faces of the n-type channel between the highly-doped source (s) and drain (d). At low temperatures, when the NWFET is biased below threshold (V tg ≈ 0.5V ), few-electron QDs form in the NW channel [29, 31] . The transistor's multigate geometry, combined with a small equivalent gate oxide thickness of 1.3 nm, results in QDs with large gate couplings α = C tg /C Σ = 0.85 − 0.89 since the total capacitance C Σ is mostly given by its capacitance to the gate electrode C tg .
The device is embedded in an electrical resonator containing a polycrystalline NbN superconducting planar spiral which provides a low-loss and low self-capacitance inductor L [20, 32, 33] . The 80 nm NbN films were grown in unheated c-plane 430 µm thick sapphire substrates by DC magnetron sputtering. The deposition was done in an Ar/N 2 atmosphere with 28% N 2 at 1.5 Pa. The spiral was defined using optical lithography and etching, see Fig. 1(b) . We wirebonded the inductor in parallel to the device gate capacitance to ground, C d , and the circuit parasitic capacitance, C p , and coupled to the Z 0 line via a coupling capacitor C c as shown in Fig. 1(c) . This differs from the series configuration explored in Refs. [20] [21] [22] [23] [24] and, as we shall see later, leads to enhanced sensitiv- ity to capacitance changes. A simple equivalent model for the resonator, as in Fig. 1(d) , consists of L, the circuit losses R d and the variable capacitor C 0 = C p + C d placed in parallel and coupled to the line by C c . R d represents dielectric losses in the device and the PCB, and can contain dissipative terms arising from Sisyphus processes [21, 26, 27, 34] . The parasitic capacitance, C p , combines contributions from the device and the PCB.
In order to characterize the resonant frequency f 0 , bandwidth BW and Q L , we measure the complex reflection coefficient Γ = γe iφ as a function of the carrier frequency f c . In Fig. 1 (e), we show the magnitude γ (in blue) and a fit (in red). From this we estimate L = 405 nH, C c = 90 fF, C p = 480 fF, R d = 800 kΩ. This gives us f 0 = 1/(2π L(C c + C 0 )) = 329.33 MHz, Q L ≈ 400 and BW= 0.82 MHz. The large depth of the resonance, γ min = 0.168 indicates that the resonator is close to matching. The loaded Q contains contributions from the external Q-factor, Q e = (C c + C 0 )/2πf 0 Z 0 C 2 c = 680, and the unloaded Q-factor of the resonator, Q 0 = 2πf 0 (C c + C 0 )R d = 943. In this particular design, external losses dominate Q L but its value is increased by an order of magnitude when compared to series resonator gate-based approaches [20] [21] [22] [23] [24] . We operate in the overcoupled regime confirmed by the 180 o phase shift, φ, as a function of carrier frequency in Fig. 1 (e) .
III. DISPERSIVE REGIME
Gate-based sensing is a resonant technique that allows probing the complex admittance of a quantum device [20, 26, 35, 36] . Here, we couple a single QD in the NW channel to the resonator and probe its impedance using gate-based radio-frequency reflectometry at 40 mK [37, 38] . We use this to probe susceptance changes when adiabatic single-electron tunneling occurs between the QD and the s/d reservoirs. At resonance, variations in φ capture changes in the device capacitance ∆C that can be attributed to tunneling or quantum capacitance [28] . Since the resonator is overcoupled, ∆φ = −2Q L ∆C/(C c + C 0 ).
In our system, the origin of ∆C can be explained by considering an uncoupled two level system (TLS) described by a QD with zero (E 0 ) or one excess electron (E 1 ). Particles are exchanged with the s/d reservoirs. If the TLS is driven by an external sinusoidal excitation at f 0 and the relaxation rate ν between levels is comparable, Sysiphus dissipation occurs [21, 27] . However, if ν f 0 , electrons tunnel adiabatically and out of phase with the drive. This results in a purely dispersive signal manifesting as a tunneling capacitance contribution C t [22] . In Fig. 2(a) , we show schematically a TLS driven across a charge degeneracy point where E 0 and E 1 cross each other at a fixed top-gate voltage point V 0 tg . In the regime ν f 0 , the electron always stays in the ground state and the tunneling capacitance is given by
where h is the Planck's constant, e is the electron charge and ∆V tg = V tg −V 0 tg [22, 39] . This voltage-dependent C t produces a phase shift in the resonator as can be seen in Fig.2 (b) where ∆φ is plotted as the V tg is swept across the charge degeneracy point. We measure a maximum phase shift ∆φ = 28 o at the degeneracy point. Using
Eq.
(1), we fit ∆φ (red curve) and extract ν = 26 GHz ( f 0 ) from the full-width-half-maximum (FWHM). C t loads the resonator pulling down its resonant frequency as shown in Fig. 2(c) . Finally, in Fig. 2(d,e) , we compare γ and φ on and off the degeneracy point. From these measurements we extract a dispersive shift ∆f = 88 kHz, which corresponds to an effective change in capacitance given by ∆C = 2(C c + C 0 )∆f /f 0 = 0.3 fF. This agrees well with the expected maximum tunneling capacitance 0.37 fF, calculated from Eq. (1).
IV. CHARGE SENSITIVITY
We use the conventional technique [13] to measure the charge sensitivity of the capacitive gate-based sensor: A small sinusoidal voltage is applied to the top-gate of the device with a root mean square charge equivalent amplitude ∆q and frequency f m . This produces an amplitude modulation of the carrier that results in sidebands appearing in the power spectrum of the reflected signal at f c ± f m , as can be seen in Fig. 3(a) along with the rf carrier. The height of the sideband measured from the noise floor defines the power signal-to-noise ratio (SNR). The charge sensitivity is then calculated from the definition,
where RBW is the resolution bandwidth of the spectrum analyzer [14] . A separate figure of merit is the modulation depth dBc, given by the sideband height relative to the carrier in dB. This figure indicates how much of the input signal is modulated by the device. Fig. 3(a) shows the power spectrum at the optimal working point of the resonator (identified by measurements described below). The spectrum is obtained using a modulation signal with f m = 511 Hz and ∆q = 6.98 × 10
−3 e and a RBW = 10 Hz. We measure a SNR=26.1 dB, resulting in δq = 7.7 µe/ √ Hz. This result represents a charge sensitivity improvement of a factor of 5 with respect to previous reports [21] and demonstrates the advantage of adopting the circuit configuration of the capacitive gate sensor.
We now discuss the parametric study of the gate-based sensor's sensitivity in terms of V tg , f c and carrier power P c to find the optimal working point. In Fig. 3(b) , we show the lower sideband SNR as a function of V tg and P c . For a fixed P c , the SNR shows two maxima whose separation in V tg increases as P c is increased. The position of the maxima corresponds to the V tg points of maximum slope at either side of the charge transition in Fig. 2(b) . The dependence of the separation with increasing P c indicates that the transition is being broadened by the rf voltage V c . Only at the lowest values of P c , where the separation between peaks remains constant, is the transition lifetime limited.
To find the optimal carrier power for sensing, we extract the maximum SNR at each P c (blue dots) as shown in Fig. 3(c) . The SNR peaks at P c = −98 dBm when the transition is still power broadened, as opposed to the expectation that the maximum SNR would be achieved when the transition is lifetime broadened. To understand why, we define the modulation index M = 10 dBc 20
and note that the sideband SNR can be expressed as SNR= M × P c . M decreases as the rf carrier voltage V c increases as seen in Fig. 3(d) . This dependence can be modeled as a convolution of two competing processes: lifetime broadening and power broadening. tion is lifetime broadened by ν to produce a linewidth V ν (hν = eαV ν ) and power broadened by applied rf carrier power with a linewidth proportional to V c . The dependence of M on V c can be approximated by 1/ V 2 ν + V 2 c which decreases with increasing V c as shown in Fig. 3 (e) (red dashed curve). The maximum SNR occurs when the increase in input power is compensated by the decrease in M . Next, we find the optimal carrier frequency. We plot the sideband power SNR (in linear scale) at f c − f m as a function of rf carrier frequency f c when swept across a frequency range containing f 0 (see Fig. 3(e) ). The SNR shows a Lorentzian profile with center frequency f 0 , and BW and Q L matching the values obtained from Fig. 1(e) . To avoid power broadening, the input RF power was kept at −115 dBm during this measurement.
Additionally, we study the dependence of the sensor's charge sensitivity on in-plane magnetic field, given our use of a superconducting material (NbN) for the lumped element inductor, and the fact that for typical spin qubit systems, an external magnetic field is used to Zeemansplit the spin degenerate energy levels [3, 4, 40] . We measured SNR= 24.9 dB at 1 T which gives a charge sensitivity δq = 8.8 µe/ √ Hz as shown in Fig. 3(f) . This result demonstrates that our gate-sensor sensitivity only deteriorates by 15% at 1 T and hence is robust against moderate magnetic fields used to operate Si spin qubits.
Finally, in Fig. 3(g) , we measure the noise temperature T n of the system at the resonance frequency as a function of V tg . As we sweep V tg across the charge degeneracy point, T n stays constant 4.5 ± 0.4 K which matches with the noise temperature of our cryogenic amplifier (Quinstar QCA-U350-30H). Hence we conclude that charge sensitivity is limited by the thermal noise of the cryoamplifier and not by Sisyphus noise which can be orders of magnitude smaller [21] . In this study, we emphasize the importance of improving the resonator design to increase the signal of gate-based approaches. Improving the noise floor by using, for example, a Josephson Parameter Amplifier (JPA) will lead to additional enhancements on the experimental sensitivity of the capacitive gate-based sensor.
V. RESONATOR OPTIMIZATION
In this section, we explore the resonator design analytically to highlight ways to optimize the circuit and understand the ultimate performance of capacitive gatebased charge sensing. We consider the circuit in Fig. 1(d) and its reflection coefficient:
where Z is the complex impedance of the coupling capacitor C c in series with the parallel combination of the inductor L, the circuit resistance R d and circuit variable capacitance C 0 . Gate-based reflectometry is sensitive to changes in the reflection coefficient. In this work, we are concerned with capacitance changes in the circuit due to single-electron tunneling that can manifest in the form of quantum or tunneling capacitance [28] . Therefore, we calculate the absolute value of the differential change in reflection coefficient with C 0 ,
, is the equivalent resistance of the circuit at f = f 0 , as depicted in Fig. 4(a) . The charge sensitivity is inversely proportional to |∆Γ| and hence a study of this magnitude yields an estimate of the relative sensitivity level [41, 42] .
Eq. 3 provides the guidelines to optimize the sensitivity of gate-based sensing approaches. Firstly, exemplified in Fig. 4(b) , where we plot both |∆Γ| and Γ as a function of C c , we observe that |∆Γ| is maximum when the coupling capacitor is chosen to give perfect matching (Γ = 0) i.e. R eq = Z 0 . Secondly, increasing R d , and in turn the unloaded Q-factor, leads to an increase in sensitivity. The effect on |∆Γ| of increasing R d can be seen in Fig. 4(c) where the maximum |∆Γ| increases as R d is increased from 200 kΩ (blue) to 2 MΩ (black). Note the change in optimal C c as R d is varied. |∆Γ| max increases linearly with R d as can be seen in the inset. Thirdly, a reduction of the circuit capacitance, by reducing C p , leads to an enhanced sensitivity. This can be observed in Fig. 4(c) where we plot |∆Γ| as a function of C c and fixed L and R d for three different values of C p , 0.2 pF (black), 0.48 pF (red) and 0.8 pF (blue). |∆Γ| max decreases as C −1/2 p , as can be seen in the inset. Finally, the change in device capacitance, ∆C, needs to be maximized. This can be achieved by maximising the gate coupling factor α which has a quadratic effect on |∆Γ| as can be seen in Eq. (1).
Ultimately, Eq. 3 can be expressed in much simpler terms when the resonator is matched to the line, |∆Γ| = πR d f 0 ∆C. In this case, we see that the optimal device should have as low dissipation as possible (large R d ). Moreover, gate-based sensing benefits from operating at high frequency as we demonstarte in the next Section.
VI. HIGHER FREQUENCY OPERATION
To asses the advantage of operating the capacitive gate-based sensor at higher frequencies, we perform a second set of experiments on a nominally identical device but narrower channel, w = 30 nm, and a resonator with resonant frequency f 0 = 616.18 MHz. We use a NbN inductor, L = 134 nH. In Fig. 5(a,b) , we see the magnitude γ and phase φ of the reflection coefficient. The resonator has a BW = 0.78 MHz and hence a loaded Q-factor Q L = 790, is close to matching γ min = 0.1 and overcoupled Q e < Q 0 . We characterize the gate-based sensor in terms of charge sensitivity following the procedure explained in Section IV and obtain an optimized charge sensitivity of 1.3 µe/ √ Hz at P c = −120 dBm. For this measurement, we use ∆q = 1.48 × 10 −4 e and RBW = 20 Hz. The sensitivity improvement is ≈ 30 when compared to previous reports [21] and places the charge sensitivity of the capacitive gate-based sensors on a par with the best reported rf-SET sensitivities [14, 43] .
We demonstrate the advantage of the improved sensitivity by acquiring a charge stability map of the device containing 512 × 256 data points in just 700 ms, see Fig. 5(c) . Here, we use a double ramp scheme [44] where we ramp the drain voltage, V ds at 4 kHz (sawtooth) while slowly ramp V tg at 7 Hz (triangular). The frequency of the ramp is limited in this measurement by the low-pass filtering in our lines (cut-off frequency 5 kHz). The 2D map is composed of traces of the demodulated phase response. In Fig. 5(c) , we see the characteristic signature of Coulomb Blockade measured dispersively with the gatebased sensor. The combination of the data quality and short acquisition time demonstrates the potential of this new gate-based sensor design for fast readout of semiconductor nanostructures. Given the integration time of 5 µs per point, capacitive gate-based sensing may enable performing single-shot readout of electron spin dynamics in silicon.
VII. CONCLUSION
We have demonstrated an optimized design for insitu gate-based sensing for which the charge sensitivity is a factor of 28 better than the best reported gatesensor [21] and it is comparable to the best sensitivities ever demonstrated for the RF-SET [14] . In the case of the RF-SET the experimental sensitivity is limited by shot-noise whereas in the case of our gate-sensor is limited by the noise of the cryogenic amplifier. Hence by using a quantum-limited amplifier, a gate-sensors with sub µe/ √ Hz sensitivity will be possible, making the gatesensor the most sensitive electrometer. The ultimate sensitivity of this dispersive sensor remains to be explored and a study should consider the effects of the Sysiphus noise [21] and the Johnson-Nyquist noise of the resonator which can be orders of magnitude lower than shotnoise at miliKelvin temperatures and radio-frequencies. Additionally, the charge sensitivity demonstrated combined with the bandwidth of the resonators results in a few microsecond detection with an rms charge noise (∆Q = δq × √ BW) well below 1 e. Therefore, capacitive gate-based sensing could allow single-shot readout of electron spins in silicon double QDs where the relaxation and coherence times are typically larger than a microsecond [1, 2] . In the future, devices with additional gates such as CMOS transistors in series [45] or splitgate CMOS transistors [46, 47] should provide access to experiments in which the resonator couples to an interdot charge transitions and Pauli spin blockade is used for electron spin readout.
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